

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Docket Number (Optional)

BUR9-2001-0008-US1

Application Number

Not Yet Assigned

Applicant(s)

Hathaway et al.

09/899,413

Filing Date

7/5/01

Concurrently Herewith

Group Art Unit

2818

Not Yet Assigned

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
TP		5,483,185	01/96	Scriber et al.	327	99	
TP		5,623,223	04/97	Pasqualini	327	99	
TP		5,629,901	05/97	Ho	365	194	
TP		5,808,486	09/98	Smiley	327	34	
TP		5,864,487	01/99	Merryman et al.	716	6	
TP		5,980,092	11/99	Merryman et al.	716	6	
TP		6,049,236	04/00	Walden	327	99	
TP		6,055,587	04/00	Asami et al.	327	165	
TP		6,111,898	08/00	Banik et al.	327	408	

10/50/01
09/899,413
PTO

FOREIGN PATENT DOCUMENTS

	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
							YES	NO
TP		EP 0 361 233	04/90	Europe	—	—		

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

TP		D. Hathaway, "Loop Breaking and Clock Gating Tests in Timing Analysis", IBM Technical Disclosure Bulletin, VI. 37, No. 09, September 1994, pp. 433-434.

EXAMINER

Trong Phan

DATE CONSIDERED

6/23/02

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.